

Thermoelectric Effects in Current Induced Crystallization of Silicon Microstructures

Gokhan Bakan, Niaz Khan, Helena Silva, Ali Gokirmak

Department of Electrical and Computer Engineering, University of Connecticut
371 Fairfield Way, U-2157, Storrs, CT 06269 USA

Abstract

We have observed melting of nanocrystalline silicon microwires self-heated through single high-amplitude microsecond voltage pulses which leads to growth from melt upon resolidification. The resolidified regions form two single-crystal domains for wires with sub-micrometer widths. The current densities (J) involved in this process are ~ 1 - 10 MA/cm² for suspended wires, and ~ 10 - 100 MA/cm² for wires on oxide. These extremely high current densities and the resulting high temperatures (~ 1700 K) and temperature gradients (~ 1 K/nm) along the microwires give rise to strong thermoelectric effects. The thermoelectric effects are characterized through capture and analysis of light emission from the self-heated wires biased with lower magnitude AC voltages ($J < 5$ MA/cm²). The hottest spot on the wires consistently appears closer to the lower potential end for n-type, and the higher potential end for p-type microwires. Experimental light emission profiles are used to verify the linear thermoelectric models and material parameters used for simulations. Good agreement between these experimental and simulated profiles indicates that the linear models can be used to predict the thermal profiles for current induced crystallization of microstructures. However, the linear models are expected to be insufficient to fully explain the thermoelectric processes for higher current densities and stronger thermal gradients that are generated by high-amplitude short duration pulses.

Introduction

Polycrystalline (poly-Si), amorphous (a-Si) and nanocrystalline silicon (nc-Si) are commonly used for large area electronics such as flat panel displays [1], x-ray imaging arrays [2] and solar cells. Currently a-Si is used for silicon thin film transistors (TFTs) for large area electronics [1] due to its uniformity and low-temperature processing, despite its relatively low electrical carrier mobility [3]. There is a growing demand for displays and sensors on larger areas, using flexible and shatter-proof substrates like plastics, that can operate at higher speeds and sensitivities. Large areas require uniformity, flexible substrates require low temperature processing, and higher speed and sensitivity require use of crystalline material instead of amorphous. Cost effective techniques to achieve single-crystal Si on arbitrary substrates will also enable significant technological advancements, such as integration of high performance circuitry with displays or sensor arrays as complete systems.

The interest in achieving high speed circuitry for large area electronics has motivated studies on crystal growth on glass and plastics [4], transfer of crystalline structures onto glass and plastic substrates, and crystallization of low temperature deposited silicon [1, 2, 5].

Crystallization of low temperature deposited a-Si films is a promising approach that has been studied in the past decades. This requires thermal processing of a-Si. High temperature annealing of a-Si films typically results in polycrystalline films. However, it has been reported that patterning the films to form microstructures with widths smaller than 250 nm can result in growth of single crystals along the length with preferred crystal orientation. Metal induced crystallization [6, 7] reduces the required temperature significantly, making it more compatible with low-temperature substrates but there are some concerns regarding the metal contamination in the crystallized films [8].

Local heating techniques, where the energy required for heating is directly delivered to the film or the patterned structures, allow the substrate to remain at room temperature. These techniques include sequential lateral solidification using an excimer laser [9, 10], rapid melting and growth from melt using self-heating [11] or microfabricated heaters atop the structures [12]. Some of the laser annealing techniques, such as sequential lateral crystallization, are currently in industrial use.

The approach described in this paper is crystallization of nc-Si microwires through single microsecond voltage pulses ($J < 10 \text{ MA/cm}^2$) leading to self-heating, melting and growth from melt in a very short time ($\sim 1 \mu\text{s}$). Larger current densities ($J \sim 20 \text{ MA/cm}^2$) are required for further reduction in voltage pulse duration ($d \sim 20 \text{ ns}$). The short duration local heating of the structures to be crystallized makes this approach compatible with low-temperature substrates. Real-time current-voltage measurements can be made on these structures during the crystallization process which can help understanding the mechanisms involved. The extreme thermal gradients ($\sim 1 \text{ K/nm}$) and the short time scales involved in these experiments are similar to those in pulse laser annealing. The main differences in this case are due to formation of molten filaments in the current path and thermoelectric effects which appear to be very strong under the extremely high electric current densities during the voltage pulse. Here, we give an overview of our experimental observations on melting, growth from melt and thermoelectric effects, and computational studies on heating and cooling of the wires including the role of thermoelectric effects.

Fabrication

The microwires are patterned on n- and p-type nc-Si films deposited on oxidized single crystal Si wafers ($\sim 500 \text{ nm SiO}_2$) in a low pressure chemical vapor deposition (LPCVD) system at 580 C or 600 C with phosphorous doping or at 560 C with boron doping ($[P], [B] > 10^{20} \text{ cm}^{-3}$). The room temperature resistivities of the n-type films deposited at 580 and 600 C are 30.4 ± 5.6 and $23.0 \pm 0.3 \text{ m}\Omega\cdot\text{cm}$, respectively, and resistivity of p-type film is $12.9 \pm 0.3 \text{ m}\Omega\cdot\text{cm}$. Some of the microwires are suspended by etching the underlying oxide using buffered oxide etch. The wires' dimensions range from 0.5 to 5.5 μm in length and 100 nm to 1 μm in width. Metal extensions (Ti/Al stack) are deposited to form ohmic contacts to the Si pads.

Microsecond voltage pulse crystallization

The experiments are conducted using a semiconductor probe station, a parameter analyzer, a pulse generator unit (PGU), and an oscilloscope. I-V characteristics of the microwires are measured before and after the voltage pulses using the parameter analyzer. The applied voltage and current through the microwire are measured by the oscilloscope during the pulse. Tungsten needles are used to probe the metal contacts or the silicon contact regions of microwires without metal extensions [13].

The melting of the wires is verified by extracting the wire resistivity during the pulse. This is achieved by calculating the resistance of a number of structures with different widths and lengths, yielding to resistivity of $73.3 \pm 3.9 \mu\Omega\cdot\text{cm}$ [13, 14]. This value is in good agreement with previous reports on liquid Si resistivity of $83 \mu\Omega\cdot\text{cm}$ by Glazov et al.[15], $75.2 \pm 0.6 \mu\Omega\cdot\text{cm}$ by Schnyders et al.[16] and $72 \mu\Omega\cdot\text{cm}$ by Sasaki et al.[17]. Liquid silicon at melting temperature is reported to be $\sim 10\%$ denser than silicon at solid phase at room temperature [15], which scales down the extracted liquid silicon resistivity value to $66.0 \pm 3.5 \mu\Omega\cdot\text{cm}$.

Melting of the wires requires less current and the mechanical stress induced by the substrate is eliminated if the wires are suspended by removing some of the underlying oxide. The heat loss from the suspended wires is predominantly to the contact regions at the two ends. The as-fabricated suspended microwires, wide and thin with uniform nanocrystalline texture, as seen in scanning electron microscope (SEM) images taken after the pulse (Fig. 1a), acquire a cylindrical shape with smooth surfaces (due to surface tension) and a lump in the middle (Fig. 1b) upon melting and resolidification. The as-fabricated structures have compressive stress, seen as sagging of the structures after the release (Fig. 1a). The recrystallized wires are stretched between the contact pads indicating a tensile stress. The resolidification process starts from the silicon pads and move towards the middle of the microwire. Some of the liquid silicon cannot fit in the middle as the two solid-liquid fronts meet, since silicon expands as it solidifies. Excess silicon is ejected and forms a lump after resolidification (Fig. 1b). The microwires which experience longer duration pulses show tapering and breaking (Fig. 1c) through silicon migration towards the silicon pads. Strong thermal gradient along the suspended microwires, due to low heat loss to the substrate, is expected to suppress nucleation along the wire and consequently limits the number of grains to two, one starting from each end.

The conductance of the microwires is enhanced after the voltage pulse. Fig. 1b shows a 3.5 μm long microwire with pre-pulse total resistance of 56.7 k Ω . The total resistance (R_{Si}) consists of the microwire ($\sim 10 \text{ k}\Omega$) and Si pad resistances ($\sim 40 \text{ k}\Omega$). After the voltage pulse, the total resistance of the microwire in Fig. 1b was measured as 22.2 k Ω which is smaller than the pre-pulse Si pad resistance. Low post-pulse resistance is attributed to conductance enhancement in both the microwires and the contact regions, even though the changes in the contact regions are not observable under SEM in this case. Resistivity of the pulsed, unbroken microwires is reduced by a factor of up to 10x [18] indicating crystal growth rather than solidification in amorphous form.




Fig. 1 (a) An as-fabricated, n-type, suspended microwire, and two microwires after (b) 40 V, 1 μ s and (c) 40 V, 2 μ s pulse. Resistance of the wire in b) decreased significantly after the pulse [19]

Capture and analysis of light emission from the microwires under long duration biases

The microsecond pulsing of the microwires results in very high current densities (1-100 MA/cm²). The peak temperature on the wire reaches the melting temperature of Si (1690 K) while the contact pads remain at room temperature, leading to thermal gradients on the order of \sim 1 K/nm. Thermoelectric effects are expected to be very significant at such current densities and thermal gradients [20, 21]. The transient effects in the short time scales involved in melting and crystallization in these experiments are difficult to probe. However, it is possible to gain some information about the steady-state temperature profile and the thermoelectric effects from the light emission from the wire as it is heated up to \sim 1000 K and beyond. This allows for verification of the high temperature materials parameters and models used for the computational studies.

The first optical observation of thermoelectric effects in a single material system (Thomson effect) was reported by Mastrangelo et al. [22]. The authors observed that the peak light intensity (hottest spot) on p-type poly-Si micro-lamps was shifted from the center toward the higher potential end (V+). Englander et al. [23] observed a similar asymmetric light emission profile shifted towards the lower potential terminal in n-type poly-Si micro-heaters. Jungen et al. [24] also reported a shift towards the lower potential end for self-heated, n-type poly-Si, micro-bridges.

Thermoelectric effects (thermoelectricity) is due to the coupling of electronic and heat transport through heat transfer by charge carriers. Direct electrical-thermal energy conversion for power generation, solid-state cooling [20, 21] and characterization of semiconductor materials [25] are the most common applications of thermoelectricity. Thermoelectricity can be observed as an open-circuit voltage across a temperature difference in a circuit of two different materials (Seebeck effect), heating or cooling at a current-passing junction between two different materials (Peltier effect) and heating or cooling along a current carrying homogeneous material under a temperature gradient (Thomson effect). The Seebeck voltage polarity and heating versus cooling for Peltier and Thomson effects depend on temperature-dependent thermoelectric properties of the material and directions of temperature gradient and electric current. The three thermoelectric effects are characterized by the Seebeck (S), Peltier (Π) and Thomson (β) coefficients which are interrelated by the fundamental Kelvin relationships [21]:

$$\Pi = ST, \quad (1)$$

$$\beta = T \frac{dS}{dT} \quad (2)$$

Thomson effect results in skewing of temperature profiles and is typically very small in macroscopic structures; however, it is significant in self-heated small-scale structures such as micro-lamps [22] and micro-heaters [23, 24] as mentioned above, as well as phase-change memory (PCM) elements [26], due to large current densities and temperature gradients. In all of these cases of self-heating at high temperatures, the hottest spot along the structures appears closer to the lower potential end (V-) for n-type structures and closer to the higher potential end (V+) for p-type structures, in agreement with expected high-temperature positive Thomson coefficient for n-type ($\beta > 0$) and negative Thomson coefficient for p-type ($\beta < 0$) materials.

DiCastro et al. [26] have calculated a Thomson coefficient of -100 μ V/K for SbTe above room temperature using an analytical solution for the hottest spot location and indicated that a 5% reduction in RESET current was obtained in

asymmetric PCM structures due to Thomson effect. However, changes in the material during the heating process can contribute to the asymmetry in the temperature profile and hence the observed asymmetries may be larger than what is due to the pure contribution of thermoelectric effects.

In our experiments, we have recorded videos of light emission from self-heated nc-Si microwires using a high magnification optical setup and a commercial high-definition (full HD) camcorder at 30 frames per second. The wires self-heated to sufficiently high temperatures ($T > 800$ C [23]) emit light in the visible range. The speed of the measurement is limited by the sensitivity and the frame rate of the camera. Hence, the light emission from the wires was observed for low frequency AC signals at ~ 1 Hz. The light intensity profiles along the microwires and shift in the brightest (hottest) spot are extracted from the videos using MATLAB.

Fig. 2a-b show glowing of a 2.5 μm long, suspended, n-type microwire during positive and negative cycles of an AC signal generated by the parameter analyzer. The hottest spot on the microwire alternates position as the current direction changes, confirming that the shift of the hottest spot is not caused by any asymmetric geometrical or thermal boundaries, but is due to thermoelectric effects.

Fig. 2c shows current through the microwire and the shift in the hottest spot location as a function of time. The shift in the hottest spot for either cycle of the AC signal is approximately 250 nm (10% of the length). The shift in the hottest spot for the negative cycle gradually increases over time, showing a memory effect. Similar behavior is observed on other wires when they are biased with opposite polarity of the previous bias.




Fig. 2 A 2.5 μm long, suspended, n-type microwire during the (a) positive and (b) negative cycle of an applied square wave with ~ 0.95 mA (~ 3 MA/cm²) amplitude. Current levels and directions are as indicated. Wire center is located at $x=0$. (c) Current (I) through the microwire and shift (Δx) in the hottest spot location as a function of time [19]

Numerical modeling

The experimental results are complemented by finite element analysis of a 2.5 μm long, suspended, n-type microwire using COMSOL Multiphysics software [27] including the thermoelectric effects, using the parameters available in the literature. The thermoelectric effects are included in both current continuity and heat transfer equations [28]:

$$\nabla \cdot \mathbf{J} = -\nabla \cdot \left(\frac{\nabla V + S \nabla T}{\rho} \right) = 0, \quad (3)$$

$$d_{Si} C_p \frac{dT}{dt} - \nabla \cdot (k \nabla T) = \rho \mathbf{J} \cdot \mathbf{J} - T \mathbf{J} \cdot \nabla S, \quad (4)$$

where d_{Si} is the density, C_p is the specific heat, k is the thermal conductivity, ρ is the electrical resistivity and S is the Seebeck coefficient. The thermoelectric term ($-T \mathbf{J} \cdot \nabla S$) in Eq. 4 reduces to the Thomson heat for homogeneous structures ($-dS/dT \mathbf{J} \cdot T$).

The resistivity of the microwire is modeled as an exponentially decaying function from its room temperature value of 23 m Ω .cm to the melting temperature value of 3 m Ω .cm [17], following the trend of the measured resistivity in the 300 - 650 K range ($\rho = 3.2 + 195.5e^{-T/142}$ m Ω .cm). Temperature dependent thermal conductivity and Seebeck coefficient are not yet characterized for the heavily doped nc-Si used for the fabrication of the wires, nor are there any thermal conductivity or Seebeck coefficient data available in the literature on nc-Si, to the best of our knowledge. Hence, an inverse polynomial extrapolation function given in Ref. [29], fitting the experimental thermal conductivity of heavily-doped poly-Si in the 300 K to 800 K range, is used. Similarly, Seebeck coefficient of heavily doped poly-Si ($[P] \sim 10^{20}$ cm⁻³) is used at low temperature

range (150 K – 450 K) [30] and Seebeck coefficient of poly-Si with $[P] = 6 \times 10^{17} \text{ cm}^{-3}$ is used at high temperature range (700 K – 1350 K) for modeling [31]. The Seebeck coefficient in the 450 K – 700 K range is extrapolated linearly from these two poly-Si data sets which intersect at ~ 800 K, and it is also linearly extrapolated in the range between 1350 K – 1690 K using the high temperature data. Density and specific heat of c-Si are close to those of poly-Si and a-Si [32] and change only slightly with temperature, therefore constant (room temperature) c-Si values [27] are used. The room temperature values of the modeling parameters of nc-Si, SiO₂ and c-Si layers are shown in Table 1. Fig. 3a shows the 3D structure used for the modeling of the microwire and the electrical and thermal boundaries. A 5.8 V, 1 μs voltage pulse or square wave (AC) with increasing amplitude is applied across the wire. The current continuity and heat transfer equations including thermoelectric effects are solved self-consistently (Eq. 3 and 4). The modeling of pulsed wires is also performed without thermoelectric effects for comparison.

Table 1 Room temperature values of the physical parameters used for the modeling

	ρ ($\Omega\cdot\text{cm}$)	k (W/m.K)	C_p (J/kg.K)	d (kg/m^3)	S ($\mu\text{V}/\text{K}$)
nc-Si	^{a,b} 23×10^{-3}	^c 54	^d 703	^d 2330	^{e,f} -105
SiO ₂	^d 10^{16}	^d 1.38	^d 703	^d 2203	-
Si	^d 10^{-1}	^d 163	^d 703	^d 2330	-

^aThis work, ^bRef.[17], ^c Ref.[29], ^d Ref. [27], ^e Ref. [30], ^f Ref. [31]

Simulation results for the pulsed wire are seen in Fig. 3. The peak temperature on the wire reaches melting temperature of silicon (1690 K) in 1 μs for 5.8 V, 1 μs voltage pulse (Fig. 3b). The voltage pulse amplitude is chosen to keep the peak temperature on the wire below the melting temperature, since the phase change is not included in the modeling. The time to reach the melting temperature scales down as the voltage pulse amplitude is increased (Fig. 3c). The simulations suggest that the peak temperature on the wire can reach the melting temperature in less than 10 ns for voltage pulse amplitudes larger than 30 V. The cooling time of the wire is less than 250 ns for the given geometry. The simulated temperature profile along the wire just before melting is significantly skewed compared to the profile simulated without thermoelectric effects (Fig. 3d). The peak temperature is closer to lower potential end of the wire, which is in agreement with previous reports and our optical observations. Fig. 3d suggests that the melting of the wire starts on one end and continues until the whole wire melts.




Fig. 3 (a) 3D structure used for numerical modeling. A voltage pulse or a AC signal with increasing amplitude is applied to the square section of the left pad, while the square section on the right pad and the bottom surface of the substrate are set to 0 V. The temperature at these electrical boundaries is kept at 300 K. (b) Simulated peak temperature on the wire during the voltage pulse. (c) Simulated time required to reach the melting temperature of silicon (1690 K) on the wire as a function of voltage pulse amplitude. (d) Simulated temperature along the wire just before reaching melting temperature with and without thermoelectric effects. The arrow indicates the current direction (I : 0.74 mA) [19]

The light emission from the self-heated microwires is expected to be due to black-body radiation [22]. The light emission intensity profiles corresponding to the simulated temperature profiles are calculated using Eq. 5 [22] in the visible range to compare the simulated and experimental light intensity results.

$$E(T) = \int_{\lambda} \varepsilon(\lambda, T) E(\lambda, T) d\lambda, \quad (5)$$

where $\varepsilon(\lambda, T)$ is the emissivity of the microwires which is assumed to be constant since it changes only very slightly throughout the visible range for silicon [33].

$E(\lambda, T)$ is the black-body radiation from the microwire as a function of radiation wavelength and temperature. The calculated light emission is convoluted using a point source approach to emulate the diffraction limited experimental light intensity profiles [34]. Each 1 nm segment of the microwire is assumed to be a point light source with a Gaussian intensity profile as given in Eq 6.

$$I_{Gaussian}(x) = \frac{I(x_{center})}{\sqrt{2\pi\sigma^2}} e^{-\frac{(x-x_{center})^2}{2\sigma^2}}, \quad (6)$$

where x_{center} is the point where the Gaussian profile is evaluated, $I(x_{center})$ is the black-body radiation from that point and σ is the width for the profile. The optical resolution of our system, calculated as 1.11λ where λ is the wavelength of the emitted light [34], was used for σ . The intensity profiles from each point source are added together and scaled to have the same peak intensity as the experimental profile.

Fig. 4c shows the experimental ($I = 0.95$ mA, $J \sim 3$ MA/cm²) and simulated light intensity profiles ($I = 0.96$ mA) showing 250 nm and 154 nm of shift in the hottest spot (Fig. 4a-b), respectively. The simulated light intensity profiles are in good agreement with the experiments, showing the correct direction of the asymmetry and a comparable magnitude for the shift of the hottest spot location. The difference is expected to be due to a mismatch between the actual physical nc-Si parameters (electrical and thermal conductivities and Seebeck coefficient) and those used for the simulation from the literature for similar materials.




Fig. 4 (a, b) Simulated temperature profiles of the suspended, n-type microwire for indicated current level and direction. Experimental and simulated light intensity for (c) positive and (d) negative voltage cycles. Current direction for each cycle is as indicated. The simulated light intensity profiles are calculated as black-body radiation from the microwires in the visible range, at a current level (0.96 mA) that matches the experimental value [19]

Summary

Nanocrystalline silicon microwires are self-heated, melted and crystallized by microsecond voltage pulses. The crystallized microwires are under tensile stress and typically acquire a cylindrical shape with smooth surfaces. Significant reduction in resistivity of pulsed, suspended microwires indicates crystallization of the microwires upon resolidification, with growth of large single crystal domains.

The extremely high current densities (1-100 MA/cm²) and temperature gradients (~ 1 K/nm) reached along the microwires result in strong thermoelectric effects as observed through asymmetric heating of the microwires. These thermoelectric effects are analyzed through capture of asymmetric light emission from both n- and p-type microwires during low-frequency AC signals. The hottest spot is always closer to the lower potential end for n-type microwires and closer to the higher potential end for p-type microwires. AC voltage applied to the microwires results in alternating location of the hottest spot, confirming the thermoelectric nature of the observed asymmetric self-heating, rather than being due to any asymmetric geometrical or thermal boundary condition.

Numerical modeling of the thermoelectric transport in an n-type microwire during an AC signal, including temperature dependent physical parameters shows good agreement with the experiments. Simulation results for a microsecond voltage pulsed microwire show significantly skewed temperature profiles for temperatures close to melting temperature of Si, suggesting this model can be used to predict the heating and cooling of microwires during the rapid self-heating and crystallization process.

The findings of this work are relevant for studies on crystallization techniques and thermoelectric effects under high current densities and thermal gradients. Higher performance may be achieved for small-scale electronic devices, such as phase-change memories, by accounting for thermoelectric effects in device design.

Acknowledgements

The devices were fabricated at the Cornell NanoScale Science & Technology Facility. SEM imaging was partially performed at the Harvard Center for NanoScale Systems. We thank Nathan Henry, Mustafa Akbulut and Cicek Boztug for their help with design and fabrication of the microwires. We also thank the CNF staff for their support for the fabrication of the structures. This work was supported by the National Science Foundation (ECCS 0702307, 0824171 and 0925973), the Department of Energy (DE-SC0005038) and the University of Connecticut Research Foundation.

References

- [1] S. Wagner, H. Gleskova, I. C. Cheng and M. Wu, "Silicon for thin-film transistors," *Thin Solid Films*, vol. 430, pp. 15-19, 2003.
- [2] R. H. Reuss, B. R. Chalama, A. Moussessian, M. G. Kane, A. Kumar, D. C. Zhang, J. A. Rogers, M. Hatalis, D. Temple, G. Moddel, B. J. Eliasson, M. J. Estes, J. Kunze, E. S. Handy, E. S. Harmon, D. B. Salzman, J. M. Woodall, M. A. Alam, J. Y. Murthy, S. C. Jacobsen, M. Olivier, D. Markus, P. M. Campbell and E. Snow, "Macroelectronics: Perspectives on technology and applications," *Proc IEEE*, vol. 93, pp. 1239–1256, 2005.
- [3] T. Makino and H. Nakamura, "Electrical and optical properties of boron doped amorphous silicon films prepared by CVD," *Jpn.J.Appl.Phys.*, vol. 17, pp. 1897-1898, 1978.
- [4] R. S. Wagner and W. C. Ellis, "Vapor-Liquid-Solid Mechanism of Single Crystal Growth," *Appl. Phys. Lett.*, vol. 4, pp. 89, 1964.
- [5] T. I. Kamins, *Polycrystalline Silicon for Integrated Circuits and Displays*. Norwell, MA: Kluwer Academics Publishers, 1998, pp. 378.
- [6] Y. C. Wu, T. C. Chang, P. T. Liu, Y. C. Wu, C. W. Chou, C. H. Tu, J. C. Lou and C. Y. Chang, "Mobility enhancement of polycrystalline-Si thin-film transistors using nanowire channels by pattern-dependent metal-induced lateral crystallization," *Appl. Phys. Lett.*, vol. 87, pp. 143504, 2005.
- [7] C. J. Su, H. C. Lin and T. Y. Huang, "High-performance TFTs with Si nanowire channels enhanced by metal-induced lateral crystallization," *Electron Device Letters, IEEE*, vol. 27, pp. 582-584, 2006.
- [8] J. Y. Kim, J. W. Han, J. M. Han, Y. H. Kim, B. Y. Oh, B. Y. Kim, S. K. Lee and D. S. Seo, "Nickel oxide-induced crystallization of silicon for use in thin film transistors with a SiN diffusion filter," *Appl. Phys. Lett.*, vol. 92, pp. 143501, 2008.
- [9] R. S. Sposili and J. S. Im, "Sequential lateral solidification of thin silicon films on SiO₂," *Appl. Phys. Lett.*, vol. 69, pp. 2864, 1996.
- [10] J. S. Im, R. S. Sposili and M. A. Crowder, "Single-crystal Si films for thin-film transistor devices," *Appl. Phys. Lett.*, vol. 70, pp. 3434, 1997.
- [11] T. Sameshima, N. Andoh and H. Takahashi, "Rapid crystallization of silicon films using electrical-current-induced joule heating," *J. Appl. Phys.*, vol. 89, pp. 5362, 2001.
- [12] N. Andoh, T. Sameshima and K. Kitahara, "Crystallization of silicon films by rapid joule heating method," *Thin Solid Films*, vol. 487, pp. 118-121, 2005.
- [13] G. Bakan, A. Cywar, H. Silva and A. Gokirmak, "Melting and crystallization of nanocrystalline silicon microwires through rapid self-heating," *Appl. Phys. Lett.*, vol. 94, pp. 251910, 2009.

- [14] G. Bakan, K. Cil, A. Cywar, H. Silva and A. Gokirmak, "Measurements of liquid silicon resistivity on silicon microwires," in *Mater. Res. Soc. Symp. Proc. Spring 2009*, 2009, pp. AA06-06.
- [15] V. M. Glazov, S. N. Chizhevskaya and N. N. Glagoleva, *Liquid Semiconductors*. N.Y.: Plenum Press, 1969, pp. 362.
- [16] H. S. Schnyders and J. B. Van Zytveld, "Electrical resistivity and thermopower of liquid Ge and Si," *Journal of Physics: Condensed Matter*, vol. 8, pp. 10875-10883, 1996.
- [17] H. Sasaki, A. Ikari, K. Terashima and S. Kimura, "Temperature Dependence of the Electrical Resistivity of Molten Silicon," *Jpn.J.Appl.Phys*, vol. 34, pp. 3426-3431, 1995.
- [18] N. E. Williams, E. Carpena, K. Cil, H. Silva and A. Gokirmak, "Temperature Dependent Electrical Characterization and Crystallization of Nanocrystalline Silicon," *Mat. Res. Soc. Spring Meeting*, vol. A17.9, 2010.
- [19] G. Bakan, N. Khan, A. Cywar, K. Cil, M. Akbulut, A. Gokirmak and H. Silva, "Self-heating of silicon microwires: crystallization and thermoelectric effects," *Journal of Material Research (In press)*, 2010.
- [20] D. M. Rowe, *Thermoelectrics Handbook: Macro to Nano*. DRC, 2006,
- [21] D. K. C. MacDonald, *Thermoelectricity: An Introduction to the Principles*. Mineola, N.Y.: Dover Publications, Inc., 2006, pp. 133.
- [22] C. H. Mastrangelo, J. H. J. Yeh and R. S. Muller, "Electrical and optical characteristics of vacuum-sealed polysiliconmicrolamps," *IEEE Trans. Electron Devices*, vol. 39, pp. 1363-1375, 1992.
- [23] O. Englander, D. Christensen and L. Lin, "Local synthesis of silicon nanowires and carbon nanotubes on microbridges," *Appl. Phys. Lett.*, vol. 82, pp. 4797, 2003.
- [24] A. Jungen, C. Stampfer and C. Hierold, "Thermography on a suspended microbridge using confocal Raman scattering," *Appl. Phys. Lett.*, vol. 88, pp. 191901, 05/08. 2006.
- [25] D. K. Schroder, *Semiconductor Material and Device Characterization*. Wiley-interscience, 2006,
- [26] D. T. Castro, L. Goux, G. A. M. Hurkx, K. Attenborough, R. Delhougne, J. Lisoni, F. J. Jedema, M. A. A. i. 'l. Zandt, R. A. M. Wolters, D. J. Gravesteijn, M. A. Verheijen, M. Kaise, R. G. R. Weemaes and D. J. Wouters, "Evidence of the thermoelectric thomson effect and influence on the program conditions and cell optimization in phase-change memory cells," in *IEEE International Electron Devices Meeting, 2007. IEDM 2007*, 2007, pp. 315-318.
- [27] COMSOL-Multiphysics Modeling
- [28] E. M. Lifshitz, L. D. Landau and L. P. Pitaevskii, *Electrodynamics of Continuous Media*. 2nd ed. MA: Pergamon Press, 1984, pp. 455.
- [29] A. A. Geisberger, N. Sarkar, M. Ellis and G. D. Skidmore, "Electrothermal properties and modeling of polysilicon microthermal actuators," *J of Microelectromechanical Systems*, vol. 12, pp. 513-523, 2003.
- [30] M. Von Arx, O. Paul and H. Baltes, "Test structures to measure the Seebeck coefficient of CMOS ICpolysilicon," *IEEE Trans. Semicond. Manuf.*, vol. 10, pp. 201-208, 1997.
- [31] W. Fulkerson, J. P. Moore, R. K. Williams, R. S. Graves and D. L. McElroy, "Thermal Conductivity, Electrical Resistivity, and Seebeck Coefficient of Silicon from 100 to 1300° K," *Physical Review*, vol. 167, pp. 765-782, 1968.
- [32] C. Ong, E. Sin and H. Tan, "Heat-flow calculation of pulsed excimer ultraviolet laser's melting of amorphous and crystalline silicon surfaces," *Journal of the Optical Society of America B*, vol. 3, pp. 812-814, 1986.
- [33] T. Sato, "Spectral emissivity of silicon," *Japanese Journal Op Applied Physics Vol*, vol. 6, 1967.
- [34] D. G. Brandon and W. D. Kaplan, *Microstructural Characterization of Materials*. 2nd ed. WILEY, 1999, pp. 536.